|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
overview programming model instruction and data cache operation exceptions memory management instruction timing signal descriptions system interface operation power management powerpc instruction set listings instructions not implemented powerpc 603 processor system design and programming considerations glossary index 2 3 4 5 6 7 8 9 a b c 1 glo ind
overview programming model instruction and data cache operation exceptions memory management instruction timing signal descriptions system interface operation power management powerpc instruction set listings instructions not implemented powerpc 603 processor system design and programming considerations glossary index 2 3 4 5 6 7 8 9 a b c 1 glo ind mpc603eum/ad 11/97 rev. 1 mpc603e & EC603E risc microprocessors user's manual with supplement for powerpc 603 microprocessor . this document contains information on a new product under development. motorola reserves the right to change or discontinue thi s product without notice. information in this document is provided solely to enable system and software implementers to use powerpc microprocessors. ther e are no express or implied copyright licenses granted hereunder to design or fabricate powerpc integrated circuits or integrated circuits based on the information in this document. motorola reserves the right to make changes without further notice to any products herein. motorola makes no warranty, represen tation or guarantee regarding the suitability of its products for any particular purpose, nor does motorola assume any liability arising out of the application or use of any product or circuit, and speci?ally disclaims any and all liability, including without limitation consequential or incidental damages. ?ypical parameters can and do vary in different applications. all operating parameters, including ?ypicals must be validated for each customer application by customer s technical experts. motorola does not convey any license under its patent rights nor the rights of others. motorola products are not desig ned, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sust ain life, or for any other application in which the failure of the motorola product could create a situation where personal injury or death may occur. sho uld buyer purchase or use motorola products for any such unintended or unauthorized application, buyer shall indemnify and hold motorola and its of?ers, employees, subsidiaries, af?iates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that moto rola was negligent regarding the design or manufacture of the part. motorola and are registered trademarks and EC603E is a trademark of motorola, inc. motorola, inc. is an equal opportunity/af?m ative action employer. the powerpc name, the powerpc logotype, and powerpc 603 are trademarks of international business machines corporation used by m otorola under license from international business machines corporation. ?motorola inc. 1997. all rights reserved. portions hereof ?international business machines corp. 1991?997. all rights reserved. motorola contents iii contents paragraph number title page number about this book audience ............................................................................................................ xxix organization....................................................................................................... xxix suggested reading...............................................................................................xxx conventions ..................................................................................................... xxxiii acronyms and abbreviations .......................................................................... xxxiv terminology conventions .............................................................................. xxxvii chapter 1 overview 1.1 overview.............................................................................................................. 1-1 1.1.1 features............................................................................................................ 1-2 1.1.2 system design and programming considerations........................................... 1-7 1.1.2.1 hardware features ....................................................................................... 1-7 1.1.2.1.1 replacement of xats signal by cse1 signal ....................................... 1-7 1.1.2.1.2 addition of half-clock bus multipliers.................................................. 1-7 1.1.2.2 software features ........................................................................................ 1-8 1.1.2.2.1 16-kbyte instruction and data caches .................................................... 1-8 1.1.2.2.2 clock configuration available in hid1 register ................................... 1-8 1.1.2.2.3 performance enhancements..................................................................... 1-8 1.1.3 instruction unit ................................................................................................ 1-9 1.1.3.1 instruction queue and dispatch unit .......................................................... 1-9 1.1.3.2 branch processing unit (bpu) .................................................................... 1-9 1.1.4 independent execution units......................................................................... 1-10 1.1.4.1 integer unit (iu) ........................................................................................ 1-10 1.1.4.2 floating-point unit (fpu) ......................................................................... 1-10 1.1.4.3 load/store unit (lsu) .............................................................................. 1-11 1.1.4.4 system register unit (sru)...................................................................... 1-11 1.1.4.5 completion unit ........................................................................................ 1-11 1.1.5 memory subsystem support.......................................................................... 1-12 1.1.5.1 memory management units (mmus)....................................................... 1-12 1.1.5.2 cache units................................................................................................ 1-13 1.1.6 processor bus interface ................................................................................. 1-14 iv mpc603e & EC603E risc microprocessors user's manual motorola contents paragraph number title page number 1.1.7 system support functions..............................................................................1-14 1.1.7.1 power management ....................................................................................1-15 1.1.7.2 time base/decrementer .............................................................................1-15 1.1.7.3 ieee 1149.1 (jtag)/cop test interface ..................................................1-16 1.1.7.4 clock multiplier .........................................................................................1-16 1.2 powerpc architecture implementation..............................................................1-16 1.3 implementation-specific information ................................................................1-16 1.3.1 programming model.......................................................................................1-17 1.3.1.1 processor version register (pvr) .............................................................1-18 1.3.1.2 hardware implementation register 0 (hid0)............................................1-18 1.3.1.3 run_n counter register (run_n) .............................................................1-19 1.3.1.4 general-purpose registers (gprs) ............................................................1-19 1.3.1.5 floating-point registers (fprs).................................................................1-19 1.3.1.6 condition register (cr).............................................................................1-19 1.3.1.7 floating-point status and control register (fpscr) ................................1-19 1.3.1.8 machine state register (msr)...................................................................1-19 1.3.1.9 segment registers (srs) ............................................................................1-19 1.3.1.10 special-purpose registers (sprs)..............................................................1-20 1.3.1.10.1 user-level sprs ....................................................................................1-20 1.3.1.10.2 supervisor-level sprs ..........................................................................1-20 1.3.2 instruction set and addressing modes...........................................................1-23 1.3.2.1 powerpc instruction set and addressing modes.......................................1-23 1.3.2.1.1 powerpc instruction set ........................................................................1-23 1.3.2.1.2 calculating effective addresses ............................................................1-24 1.3.2.2 implementation-specific instruction set....................................................1-25 1.3.3 cache implementation....................................................................................1-25 1.3.3.1 powerpc cache characteristics .................................................................1-25 1.3.3.2 implementation-specific cache implementation .......................................1-26 1.3.4 exception model ............................................................................................1-27 1.3.4.1 powerpc exception model ........................................................................1-27 1.3.4.2 implementation-specific exception model................................................1-29 1.3.5 memory management ....................................................................................1-32 1.3.5.1 powerpc memory management ................................................................1-32 1.3.5.2 implementation-specific memory management........................................1-32 1.3.6 instruction timing ..........................................................................................1-33 1.3.7 system interface .............................................................................................1-35 1.3.7.1 memory accesses.......................................................................................1-36 1.3.7.2 signals ........................................................................................................1-36 1.3.7.3 signal configuration ..................................................................................1-38 motorola contents v contents paragraph number title page number chapter 2 programming model 2.1 register set ..........................................................................................................2-1 2.1.1 powerpc register set ......................................................................................2-1 2.1.2 implementation-specific registers ..................................................................2-7 2.1.2.1 hardware implementation registers (hid0 and hid1) ..............................2-7 2.1.2.2 data and instruction tlb miss address registers (dmiss and imiss) ................................................................................2-9 2.1.2.3 data and instruction tlb compare registers (dcmp and icmp) ..................................................................................2-9 2.1.2.4 primary and secondary hash address registers (hash1 and hash2) ...........................................................................2-10 2.1.2.5 required physical address register (rpa)...............................................2-11 2.1.2.6 instruction address breakpoint register (iabr) ......................................2-11 2.1.2.7 run_n counter register (run_n).............................................................2-12 2.2 operand conventions.........................................................................................2-12 2.2.1 floating-point execution models?isa .....................................................2-12 2.2.2 data organization in memory and data transfers ........................................2-13 2.2.3 alignment and misaligned accesses .............................................................2-13 2.2.4 floating-point operand..................................................................................2-14 2.2.5 effect of operand placement on performance...............................................2-14 2.3 instruction set summary....................................................................................2-15 2.3.1 classes of instructions....................................................................................2-16 2.3.1.1 definition of boundedly undefined ..........................................................2-16 2.3.1.2 defined instruction class...........................................................................2-16 2.3.1.3 illegal instruction class .............................................................................2-17 2.3.1.4 reserved instruction class.........................................................................2-18 2.3.2 addressing modes..........................................................................................2-18 2.3.2.1 memory addressing...................................................................................2-18 2.3.2.2 memory operands......................................................................................2-18 2.3.2.3 effective address calculation ...................................................................2-19 2.3.2.4 synchronization .........................................................................................2-19 2.3.2.4.1 context synchronization........................................................................2-20 2.3.2.4.2 execution synchronization ....................................................................2-20 2.3.2.4.3 instruction-related exceptions ..............................................................2-20 2.3.3 instruction set overview................................................................................2-21 2.3.4 powerpc uisa instructions ..........................................................................2-21 2.3.4.1 integer instructions ....................................................................................2-21 2.3.4.1.1 integer arithmetic instructions ..............................................................2-22 2.3.4.1.2 integer compare instructions.................................................................2-22 2.3.4.1.3 integer logical instructions ...................................................................2-23 2.3.4.1.4 integer rotate and shift instructions .....................................................2-24 vi mpc603e & EC603E risc microprocessors user's manual motorola contents paragraph number title page number 2.3.4.2 floating-point instructions .........................................................................2-25 2.3.4.2.1 floating-point arithmetic instructions...................................................2-26 2.3.4.2.2 floating-point multiply-add instructions..............................................2-26 2.3.4.2.3 floating-point rounding and conversion instructions ..........................2-27 2.3.4.2.4 floating-point compare instructions .....................................................2-27 2.3.4.2.5 floating-point status and control register instructions........................2-27 2.3.4.2.6 floating-point move instructions...........................................................2-28 2.3.4.3 load and store instructions........................................................................2-28 2.3.4.3.1 self-modifying code..............................................................................2-29 2.3.4.3.2 integer load and store address generation ..........................................2-29 2.3.4.3.3 register indirect integer load instructions............................................2-29 2.3.4.3.4 integer store instructions .......................................................................2-30 2.3.4.3.5 integer load and store with byte-reverse instructions ........................2-31 2.3.4.3.6 integer load and store multiple instructions.........................................2-32 2.3.4.3.7 integer load and store string instructions.............................................2-33 2.3.4.3.8 floating-point load and store address generation...............................2-34 2.3.4.3.9 floating-point load instructions............................................................2-34 2.3.4.3.10 floating-point store instructions ...........................................................2-34 2.3.4.4 branch and flow control instructions .......................................................2-35 2.3.4.4.1 branch instruction address calculation.................................................2-36 2.3.4.4.2 branch instructions ................................................................................2-36 2.3.4.4.3 condition register logical instructions ................................................2-36 2.3.4.5 trap instructions.........................................................................................2-37 2.3.4.6 processor control instructions ...................................................................2-37 2.3.4.6.1 move to/from condition register instructions ......................................2-38 2.3.4.7 memory synchronization instructions?isa..........................................2-38 2.3.5 powerpc vea instructions............................................................................2-39 2.3.5.1 processor control instructions ...................................................................2-39 2.3.5.2 memory synchronization instructions?ea ...........................................2-40 2.3.5.3 memory control instructions?ea .........................................................2-41 2.3.5.4 external control instructions .....................................................................2-42 2.3.6 powerpc oea instructions............................................................................2-42 2.3.6.1 system linkage instructions ......................................................................2-42 2.3.6.2 processor control instructions?ea .......................................................2-42 2.3.6.2.1 move to/from machine state register instructions ...............................2-43 2.3.6.2.2 move to/from special-purpose register instructions ............................2-43 2.3.6.3 memory control instructions?ea .........................................................2-44 2.3.6.3.1 supervisor-level cache management instruction .................................2-44 2.3.6.3.2 segment register manipulation instructions .........................................2-45 2.3.6.3.3 translation lookaside buffer management instructions.......................2-45 2.3.7 recommended simplified mnemonics ..........................................................2-46 2.3.8 implementation-specific instructions ............................................................2-46 motorola contents vii contents paragraph number title page number chapter 3 instruction and data cache operation 3.1 instruction cache organization and control........................................................3-3 3.1.1 instruction cache organization........................................................................3-3 3.1.2 instruction cache fill operations ....................................................................3-4 3.1.3 instruction cache control ................................................................................3-4 3.1.3.1 instruction cache invalidation .....................................................................3-4 3.1.3.2 instruction cache disabling.........................................................................3-4 3.1.3.3 instruction cache locking ...........................................................................3-4 3.2 data cache organization and control .................................................................3-5 3.2.1 data cache organization .................................................................................3-5 3.2.2 data cache fill operations ..............................................................................3-5 3.2.3 data cache control ..........................................................................................3-6 3.2.3.1 data cache invalidation...............................................................................3-6 3.2.3.2 data cache disabling...................................................................................3-6 3.2.3.3 data cache locking.....................................................................................3-6 3.2.3.4 data cache operations and address broadcasts .........................................3-7 3.2.4 data cache touch load support .....................................................................3-7 3.3 basic data cache operations...............................................................................3-8 3.3.1 data cache fill.................................................................................................3-8 3.3.2 data cache cast-out operation.......................................................................3-8 3.3.3 cache block push operation ...........................................................................3-8 3.4 data cache transactions on bus..........................................................................3-8 3.4.1 single-beat transactions .................................................................................3-8 3.4.2 burst transactions............................................................................................3-8 3.4.3 access to direct-store segments .....................................................................3-9 3.5 memory management/cache access mode bits?, i, m, and g...................3-10 3.5.1 write-through attribute (w).........................................................................3-11 3.5.2 caching-inhibited attribute (i) ......................................................................3-11 3.5.3 memory coherency attribute (m) .................................................................3-12 3.5.4 guarded attribute (g) ....................................................................................3-12 3.5.5 w, i, and m bit combinations .......................................................................3-13 3.5.5.1 out-of-order execution and guarded memory.........................................3-13 3.5.5.2 effects of out-of-order data accesses .....................................................3-14 3.5.5.3 effects of out-of-order instruction fetches ..............................................3-14 3.6 cache coherency?ei protocol......................................................................3-15 3.6.1 mei state definitions ....................................................................................3-15 3.6.2 mei state diagram ........................................................................................3-16 3.6.3 mei hardware considerations.......................................................................3-17 3.6.4 coherency precautions...................................................................................3-18 3.6.4.1 coherency in single-processor systems....................................................3-18 3.6.5 load and store coherency summary ............................................................3-18 viii mpc603e & EC603E risc microprocessors user's manual motorola contents paragraph number title page number 3.6.6 atomic memory references...........................................................................3-19 3.6.7 cache reaction to specific bus operations...................................................3-19 3.6.8 operations causing ar tr y assertion ..........................................................3-21 3.6.9 enveloped high-priority cache block push operation .................................3-21 3.7 cache control instructions .................................................................................3-22 3.7.1 data cache block invalidate (dcbi) instruction .............................................3-23 3.7.2 data cache block touch ( dcbt ) instruction ..................................................3-23 3.7.3 data cache block touch for store ( dcbtst ) instruction ................................3-24 3.7.4 data cache block clear to zero ( dcbz ) instruction.......................................3-24 3.7.5 data cache block store ( dcbst ) instruction ..................................................3-24 3.7.6 data cache block flush ( dcbf ) instruction....................................................3-24 3.7.7 enforce in-order execution of i/o instruction ( eieio )...................................3-25 3.7.8 instruction cache block invalidate ( icbi ) instruction ....................................3-25 3.7.9 instruction synchronize ( isync ) instruction ...................................................3-25 3.8 bus operations caused by cache control instructions......................................3-25 3.9 bus interface.......................................................................................................3-27 3.10 mei state transactions ......................................................................................3-28 chapter 4 exceptions 4.1 exception classes .................................................................................................4-2 4.1.1 exception priorities ..........................................................................................4-7 4.1.2 summary of front-end exception handling....................................................4-9 4.2 exception processing..........................................................................................4-10 4.2.1 enabling and disabling exceptions................................................................4-14 4.2.2 steps for exception processing ......................................................................4-15 4.2.3 setting msr[ri].............................................................................................4-15 4.2.4 returning from an exception handler ...........................................................4-16 4.3 process switching...............................................................................................4-16 4.4 exception latencies............................................................................................4-17 4.5 exception definitions .........................................................................................4-17 4.5.1 reset exceptions (0x00100)...........................................................................4-18 4.5.1.1 hard reset and power-on reset ................................................................4-19 4.5.1.2 soft reset ...................................................................................................4-20 4.5.2 machine check exception (0x00200) ............................................................4-21 4.5.2.1 machine check exception enabled (msr[me] = 1) ................................4-22 4.5.2.2 checkstop state (msr[me] = 0) ...............................................................4-22 4.5.3 dsi exception (0x00300)...............................................................................4-23 4.5.4 isi exception (0x00400) ................................................................................4-25 4.5.5 external interrupt (0x00500)..........................................................................4-25 4.5.6 alignment exception (0x00600) ....................................................................4-26 motorola contents ix contents paragraph number title page number 4.5.6.1 integer alignment exceptions ...................................................................4-27 4.5.6.1.1 page address translation access ..........................................................4-28 4.5.6.2 floating-point alignment exceptions........................................................4-28 4.5.7 program exception (0x00700) .......................................................................4-29 4.5.7.1 ieee floating-point exception program exceptions ................................4-30 4.5.7.2 illegal, reserved, and unimplemented instructions program exceptions ...............................................................................4-30 4.5.8 floating-point unavailable exception (0x00800) .........................................4-31 4.5.9 decrementer exception (0x00900) ................................................................4-31 4.5.10 system call exception (0x00c00).................................................................4-31 4.5.11 trace exception (0x00d00)...........................................................................4-32 4.5.11.1 single-step instruction trace mode ..........................................................4-33 4.5.11.2 branch trace mode....................................................................................4-33 4.5.12 instruction tlb miss exception (0x01000) ..................................................4-33 4.5.13 data tlb miss on load exception (0x01100)..............................................4-34 4.5.14 data tlb miss on store exception (0x01200)..............................................4-35 4.5.15 instruction address breakpoint exception (0x01300)...................................4-35 4.5.16 system management interrupt (0x01400) .....................................................4-37 chapter 5 memory management 5.1 mmu features .....................................................................................................5-2 5.1.1 memory addressing.........................................................................................5-3 5.1.2 mmu organization..........................................................................................5-3 5.1.3 address translation mechanisms ....................................................................5-8 5.1.4 memory protection facilities.........................................................................5-10 5.1.5 page history information...............................................................................5-11 5.1.6 general flow of mmu address translation .................................................5-11 5.1.6.1 real addressing mode and block address translation selection ............5-11 5.1.6.2 page address translation selection...........................................................5-12 5.1.7 mmu exceptions summary ..........................................................................5-14 5.1.8 mmu instructions and register summary ....................................................5-17 5.2 real addressing mode .......................................................................................5-20 5.3 block address translation .................................................................................5-20 5.4 memory segment model....................................................................................5-21 5.4.1 page history recording .................................................................................5-21 5.4.1.1 referenced bit............................................................................................5-22 5.4.1.2 changed bit................................................................................................5-23 5.4.1.3 scenarios for referenced and changed bit recording..............................5-23 5.4.2 page memory protection................................................................................5-25 5.4.3 tlb description.............................................................................................5-25 x mpc603e & EC603E risc microprocessors user's manual motorola contents paragraph number title page number 5.4.3.1 tlb organization.......................................................................................5-25 5.4.3.2 tlb entry invalidation ..............................................................................5-27 5.4.4 page address translation summary ..............................................................5-28 5.5 page table search operation .............................................................................5-30 5.5.1 page table search operation?onceptual flow..........................................5-30 5.5.2 implementation-specific table search operation .........................................5-33 5.5.2.1 resources for table search operations .....................................................5-34 5.5.2.1.1 data and instruction tlb miss address registers (dmiss and imiss)...............................................................................5-36 5.5.2.1.2 data and instruction tlb compare registers (dcmp and icmp).......5-37 5.5.2.1.3 primary and secondary hash address registers (hash1 and hash2)............................................................................5-37 5.5.2.1.4 required physical address register (rpa)...........................................5-38 5.5.2.2 software table search operation...............................................................5-38 5.5.2.2.1 flow for example exception handlers ..................................................5-39 5.5.2.2.2 code for example exception handlers ..................................................5-44 5.5.3 page table updates ........................................................................................5-50 5.5.4 segment register updates..............................................................................5-50 chapter 6 instruction timing 6.1 terminology and conventions .............................................................................6-1 6.2 instruction timing overview ...............................................................................6-3 6.3 timing considerations .........................................................................................6-5 6.3.1 general instruction flow..................................................................................6-6 6.3.2 instruction fetch timing ..................................................................................6-9 6.3.2.1 cache arbitration .........................................................................................6-9 6.3.2.2 cache hit ......................................................................................................6-9 6.3.2.3 cache miss .................................................................................................6-10 6.3.3 instruction dispatch and completion considerations....................................6-11 6.3.3.1 rename register operation........................................................................6-12 6.3.3.2 instruction serialization .............................................................................6-13 6.3.3.3 execution unit considerations...................................................................6-14 6.4 execution unit timings......................................................................................6-14 6.4.1 branch processing unit execution timing ....................................................6-14 6.4.1.1 branch folding ...........................................................................................6-14 6.4.1.2 static branch prediction .............................................................................6-16 6.4.1.2.1 predicted branch timing examples.......................................................6-16 6.4.2 integer unit execution timing.......................................................................6-18 6.4.3 floating-point unit execution timing...........................................................6-18 6.4.4 load/store unit execution timing ................................................................6-18 motorola contents xi contents paragraph number title page number 6.4.5 system register unit execution timing........................................................6-18 6.5 memory performance considerations................................................................6-18 6.5.1 copy-back mode ...........................................................................................6-19 6.5.2 write-through mode .....................................................................................6-19 6.5.3 cache-inhibited accesses ..............................................................................6-20 6.6 instruction scheduling guidelines .....................................................................6-20 6.6.1 branch, dispatch, and completion unit resource requirements .................6-21 6.6.1.1 branch resolution resource requirements...............................................6-21 6.6.1.2 dispatch unit resource requirements ......................................................6-21 6.6.1.3 completion unit resource requirements..................................................6-22 6.7 instruction latency summary ............................................................................6-22 chapter 7 signal descriptions 7.1 signal configuration ............................................................................................7-3 7.2 signal descriptions ..............................................................................................7-4 7.2.1 address bus arbitration signals......................................................................7-4 7.2.1.1 bus request ( br )?utput..........................................................................7-4 7.2.1.2 bus grant ( bg )?nput................................................................................7-5 7.2.1.3 address bus busy ( abb ) ............................................................................7-5 7.2.1.3.1 address bus busy ( abb )?utput .........................................................7-5 7.2.1.3.2 address bus busy ( abb )?nput ............................................................7-6 7.2.2 address transfer start signals.........................................................................7-6 7.2.2.1 transfer start ( ts ) .......................................................................................7-6 7.2.2.1.1 transfer start ( ts )?utput ....................................................................7-6 7.2.2.1.2 transfer start ( ts )?nput.......................................................................7-7 7.2.3 address transfer signals .................................................................................7-7 7.2.3.1 address bus (a[0?1]) ................................................................................7-7 7.2.3.1.1 address bus (a[0?1])?utput .............................................................7-7 7.2.3.1.2 address bus (a[0?1])?nput................................................................7-7 7.2.3.2 address bus parity (ap[0?]) .....................................................................7-8 7.2.3.2.1 address bus parity (ap[0?])?utput ..................................................7-8 7.2.3.2.2 address bus parity (ap[0?])?nput.....................................................7-8 7.2.3.3 address parity error ( ape )?utput..........................................................7-8 7.2.4 address transfer attribute signals..................................................................7-9 7.2.4.1 transfer type (tt[0?])..............................................................................7-9 7.2.4.1.1 transfer type (tt[0?])?utput...........................................................7-9 7.2.4.1.2 transfer type (tt[0?])?nput .............................................................7-9 7.2.4.2 transfer size (tsiz[0?])?utput ..........................................................7-12 7.2.4.3 transfer burst ( tbst ) ...............................................................................7-13 7.2.4.3.1 transfer burst ( tbst )?utput ............................................................7-13 xii mpc603e & EC603E risc microprocessors user's manual motorola contents paragraph number title page number 7.2.4.3.2 transfer burst ( tbst )?nput ...............................................................7-13 7.2.4.4 transfer code (tc[0?])?utput ............................................................7-14 7.2.4.5 cache inhibit ( ci )?utput .......................................................................7-14 7.2.4.6 write-through ( wt )?utput...................................................................7-14 7.2.4.7 global ( gbl )..............................................................................................7-15 7.2.4.7.1 global ( gbl )?utput ..........................................................................7-15 7.2.4.7.2 global ( gbl )?nput .............................................................................7-15 7.2.4.8 cache set entry (cse[0?])?utput .......................................................7-15 7.2.5 address transfer termination signals...........................................................7-15 7.2.5.1 address acknowledge ( aack )?nput....................................................7-16 7.2.5.2 address retry ( artry )............................................................................7-16 7.2.5.2.1 address retry ( artry )?utput.........................................................7-16 7.2.5.2.2 address retry ( artry )?nput ...........................................................7-17 7.2.6 data bus arbitration signals..........................................................................7-17 7.2.6.1 data bus grant ( dbg )?nput ..................................................................7-17 7.2.6.2 data bus write only ( dbwo )?nput .....................................................7-18 7.2.6.3 data bus busy ( dbb ) ................................................................................7-18 7.2.6.3.1 data bus busy ( dbb )?utput .............................................................7-18 7.2.6.3.2 data bus busy ( dbb )?nput................................................................7-18 7.2.7 data transfer signals .....................................................................................7-19 7.2.7.1 data bus (dh[0?1], dl[0?1]) ...............................................................7-19 7.2.7.1.1 data bus (dh[0?1], dl[0?1])?utput ............................................7-19 7.2.7.1.2 data bus (dh[0?1], dl[0?1])?nput...............................................7-20 7.2.7.2 data bus parity (dp[0?]) .........................................................................7-20 7.2.7.2.1 data bus parity (dp[0?])?utput ......................................................7-20 7.2.7.2.2 data bus parity (dp[0?])?nput.........................................................7-20 7.2.7.3 data parity error ( dpe )?utput..............................................................7-21 7.2.7.4 data bus disable ( dbdis )?nput............................................................7-21 7.2.8 data transfer termination signals ................................................................7-21 7.2.8.1 transfer acknowledge ( ta )?nput..........................................................7-22 7.2.8.2 data retry ( drtry )?nput .....................................................................7-22 7.2.8.3 transfer error acknowledge ( tea )?nput..............................................7-23 7.2.9 system status signals.....................................................................................7-23 7.2.9.1 interrupt ( int )?nput...............................................................................7-23 7.2.9.2 system management interrupt ( smi )?nput ............................................7-24 7.2.9.3 machine check interrupt ( mcp )?nput...................................................7-24 7.2.9.4 checkstop input ( ckstp _in )?nput ......................................................7-24 7.2.9.5 checkstop output ( c kstp_out )?utput.............................................7-25 7.2.9.6 reset signals ..............................................................................................7-25 7.2.9.6.1 hard reset ( hreset )?nput...............................................................7-25 7.2.9.6.2 soft reset ( sreset )?nput .................................................................7-26 7.2.9.7 processor status signals .............................................................................7-26 7.2.9.7.1 quiescent request ( qreq ) ...................................................................7-26 motorola contents xiii contents paragraph number title page number 7.2.9.7.2 quiescent acknowledge ( qack ).........................................................7-26 7.2.9.7.3 reservation ( rsrv )?utput ...............................................................7-27 7.2.9.7.4 time base enable (tben)?nput........................................................7-27 7.2.9.7.5 tlbi sync ( tlbisync ) ......................................................................7-27 7.2.10 cop/scan interface........................................................................................7-28 7.2.11 pipeline tracking support..............................................................................7-28 7.2.12 clock signals .................................................................................................7-29 7.2.12.1 system clock (sysclk)?nput ..............................................................7-30 7.2.12.2 test clock (clk_out)?utput .............................................................7-30 7.2.12.3 pll configuration (pll_cfg[0?])?nput ...........................................7-30 7.2.13 power and ground signals.............................................................................7-32 chapter 8 system interface operation 8.1 overview ..............................................................................................................8-1 8.1.1 operation of the instruction and data caches .................................................8-2 8.1.2 operation of the system interface....................................................................8-4 8.1.2.1 optional 32-bit data bus mode ..................................................................8-5 8.1.3 direct-store accesses ......................................................................................8-6 8.2 memory access protocol .....................................................................................8-6 8.2.1 arbitration signals ...........................................................................................8-7 8.2.2 address pipelining and split-bus transactions...............................................8-8 8.3 address bus tenure .............................................................................................8-9 8.3.1 address bus arbitration...................................................................................8-9 8.3.2 address transfer ............................................................................................8-11 8.3.2.1 address bus parity.....................................................................................8-13 8.3.2.2 address transfer attribute signals............................................................8-13 8.3.2.2.1 transfer type (tt[0?]) signals...........................................................8-13 8.3.2.2.2 transfer size (tsiz[0?]) signals.........................................................8-13 8.3.2.3 burst ordering during data transfers.......................................................8-14 8.3.2.4 effect of alignment in data transfers (64-bit bus)..................................8-15 8.3.2.5 effect of alignment in data transfers (32-bit bus)..................................8-17 8.3.2.5.1 alignment of external control instructions...........................................8-19 8.3.2.6 transfer code (tc[0?]) signals ..............................................................8-20 8.3.3 address transfer termination ......................................................................8-20 8.4 data bus tenure.................................................................................................8-22 8.4.1 data bus arbitration ......................................................................................8-22 8.4.1.1 using the dbb signal ................................................................................8-23 8.4.2 data bus write only......................................................................................8-24 8.4.3 data transfer..................................................................................................8-24 8.4.4 data transfer termination.............................................................................8-25 xiv mpc603e & EC603E risc microprocessors user's manual motorola contents paragraph number title page number 8.4.4.1 normal single-beat termination ...............................................................8-26 8.4.4.2 data transfer termination due to a bus error ..........................................8-29 8.4.5 memory coherency?ei protocol ..............................................................8-30 8.5 timing examples................................................................................................8-32 8.6 optional bus configurations ..............................................................................8-38 8.6.1 32-bit data bus mode....................................................................................8-38 8.6.2 no- drtry mode ..........................................................................................8-40 8.6.3 reduced-pinout mode ....................................................................................8-40 8.7 interrupt, checkstop, and reset signals.............................................................8-41 8.7.1 external interrupts ..........................................................................................8-41 8.7.2 checkstops......................................................................................................8-41 8.7.3 reset inputs ....................................................................................................8-41 8.7.4 system quiesce control signals ....................................................................8-42 8.8 processor state signals.......................................................................................8-42 8.8.1 support for the lwarx/stwcx. instruction pair................................................8-42 8.8.2 tlbisync input ...........................................................................................8-42 8.9 ieee 1149.1-compliant interface ......................................................................8-43 8.9.1 ieee 1149.1 interface description.................................................................8-43 8.10 using data bus write only................................................................................8-43 chapter 9 power management 9.1 dynamic power management ..............................................................................9-1 9.2 programmable power modes................................................................................9-1 9.2.1 power management modes ..............................................................................9-3 9.2.1.1 full-power mode with dpm disabled.........................................................9-3 9.2.1.2 full-power mode with dpm enabled..........................................................9-3 9.2.1.3 doze mode ...................................................................................................9-4 9.2.1.4 nap mode .....................................................................................................9-4 9.2.1.5 sleep mode...................................................................................................9-5 9.2.2 power management software considerations..................................................9-6 appendix a powerpc instruction set listings a.1 instructions sorted by mnemonic........................................................................a-1 a.2 instructions sorted by opcode ............................................................................a-9 a.3 instructions grouped by functional categories ................................................a-17 a.4 instructions sorted by form ..............................................................................a-28 a.5 instruction set legend.......................................................................................a-39 motorola contents xv contents paragraph number title page number appendix b instructions not implemented appendix c powerpc 603 processor system design and programming considerations c.1 powerpc 603 microprocessor hardware considerations................................... c-1 c.1.1 hardware support for direct-store accesses ................................................. c-1 c.1.1.1 extended address transfer start ( xats ) .................................................. c-2 c.1.1.1.1 extended address transfer start ( xats )?utput ............................... c-2 c.1.1.1.2 extended address transfer start ( xats )?nput.................................. c-2 c.1.2 direct-store protocol operation ..................................................................... c-2 c.1.2.1 direct-store transactions ........................................................................... c-4 c.1.2.1.1 store operations...................................................................................... c-5 c.1.2.1.2 load operations...................................................................................... c-5 c.1.2.2 direct-store transaction protocol details .................................................. c-6 c.1.2.2.1 packet 0 ................................................................................................... c-7 c.1.2.2.2 packet 1 ................................................................................................... c-8 c.1.2.3 i/o reply operations .................................................................................. c-8 c.1.2.4 direct-store operation timing ................................................................. c-10 c.1.3 cse signal .................................................................................................... c-12 c.1.4 powerpc 603 processor bus clock multiplier configuration...................... c-12 c.1.5 powerpc 603 processor cache organization ............................................... c-13 c.1.5.1 instruction cache organization ................................................................ c-14 c.1.5.2 data cache organization .......................................................................... c-14 c.1.6 pll configuration (pll_cfg[0?])?nput............................................... c-15 c.1.7 address pipelining and split-bus transactions............................................ c-15 c.1.8 data bus arbitration ..................................................................................... c-16 c.2 powerpc 603 processor software considerations............................................ c-16 c.2.1 direct-store interface address translation .................................................. c-16 c.2.1.1 direct-store segment translation summary flow ................................... c-17 c.2.1.2 direct-store interface accesses ................................................................ c-18 c.2.1.3 direct-store segment protection .............................................................. c-18 c.2.1.4 instructions not supported in direct-store segments .............................. c-19 c.2.1.5 instructions with no effect in direct-store segments.............................. c-19 c.2.2 store instruction latency .............................................................................. c-19 c.2.3 instruction execution by system register unit ............................................ c-20 c.2.4 machine check exception (0x00200)........................................................... c-21 c.2.5 instruction address breakpoint exception (0x01400).................................. c-21 c.2.6 cache control instructions............................................................................ c-21 xvi mpc603e & EC603E risc microprocessors user's manual motorola contents paragraph number title page number glossary of terms and abbreviations index motorola illustrations xvii illustrations figure number title page number 1-1 block diagram .................................................................................................... 1-6 1-2 programming model?egisters ...................................................................... 1-22 1-3 data cache organization .................................................................................. 1-27 1-4 exception classifications.................................................................................. 1-29 1-5 exceptions and conditions ............................................................................... 1-29 1-6 system interface................................................................................................ 1-35 1-7 signal groups.................................................................................................... 1-38 2-1 programming model?egisters ........................................................................ 2-3 2-2 hardware implementation register 0 (hid0) .................................................... 2-7 2-3 hardware implementation register 1 (hid1) .................................................... 2-9 2-4 dmiss and imiss registers .............................................................................. 2-9 2-5 dcmp and icmp registers.............................................................................. 2-10 2-6 hash1 and hash2 registers ......................................................................... 2-10 2-7 required physical address register (rpa) ..................................................... 2-11 2-8 instruction address breakpoint register (iabr)............................................. 2-11 3-1 instruction cache organization .......................................................................... 3-3 3-2 data cache organization .................................................................................... 3-5 3-3 double-word address ordering?ritical double word first.......................... 3-9 3-4 mei cache coherency protocol?tate diagram (wim = 001)...................... 3-16 3-5 bus interface address buffers .......................................................................... 3-28 4-1 exceptions and conditions ................................................................................. 4-4 4-2 machine status save/restore register 0 .......................................................... 4-10 4-3 machine status save/restore register 1 .......................................................... 4-10 4-4 machine state register (msr) ......................................................................... 4-12 5-1 mmu conceptual block diagram?2-bit implementations............................ 5-5 5-2 immu block diagram........................................................................................ 5-6 5-3 dmmu block diagram ...................................................................................... 5-7 5-4 address translation types ................................................................................. 5-9 5-5 general flow of address translation (real addressing mode and block) ..... 5-12 5-6 general flow of page and direct-store interface address translation ........... 5-13 5-7 segment register and tlb organization ......................................................... 5-26 5-8 page address translation flow for 32-bit implementations?lb hit.......... 5-29 5-9 primary page table search?onceptual flow ............................................... 5-32 5-10 secondary page table search flow?onceptual flow .................................. 5-33 5-11 derivation of key bit for srr1 ....................................................................... 5-36 5-12 dmiss and imiss registers ............................................................................ 5-36 5-13 dcmp and icmp registers.............................................................................. 5-37 xviii mpc603e & EC603E risc microprocessors user s manual motorola illustrations figure number title page number 5-14 hash1 and hash2 registers ......................................................................... 5-37 5-15 required physical address (rpa) register ..................................................... 5-38 5-16 flow for example software table search operation ....................................... 5-40 5-17 check and set r and c bit flow ...................................................................... 5-41 5-18 page fault setup flow ...................................................................................... 5-42 5-19 setup for protection violation exceptions ....................................................... 5-43 6-1 pipelined execution unit .................................................................................... 6-4 6-2 instruction flow diagram ................................................................................... 6-8 6-3 instruction timing?ache hit ........................................................................ 6-10 6-4 instruction timing?ache miss...................................................................... 6-11 6-5 branch instruction timing................................................................................ 6-17 7-1 signal groups...................................................................................................... 7-3 7-2 ieee 1149.1-compliant boundary scan interface........................................... 7-28 8-1 block diagram .................................................................................................... 8-3 8-2 timing diagram legend..................................................................................... 8-5 8-3 overlapping tenures on the bus for a single-beat transfer.............................. 8-6 8-4 address bus arbitration ................................................................................... 8-10 8-5 address bus arbitration showing bus parking................................................ 8-11 8-6 address bus transfer........................................................................................ 8-12 8-7 snooped address cycle with artry ............................................................. 8-22 8-8 data bus arbitration ......................................................................................... 8-23 8-9 normal single-beat read termination ............................................................ 8-26 8-10 normal single-beat write termination............................................................ 8-27 8-11 normal burst transaction................................................................................. 8-27 8-12 termination with drtry ................................................................................ 8-28 8-13 read burst with ta wait states and drtry .................................................. 8-29 8-14 mei cache coherency protocol?tate diagram (wim = 001)...................... 8-31 8-15 fastest single-beat reads................................................................................. 8-32 8-16 fastest single-beat writes................................................................................ 8-33 8-17 single-beat reads showing data-delay controls ........................................... 8-34 8-18 single-beat writes showing data delay controls........................................... 8-35 8-19 burst transfers with data delay controls........................................................ 8-36 8-20 use of transfer error acknowledge (tea ) ..................................................... 8-37 8-21 32-bit data bus transfer (eight-beat burst) ................................................... 8-39 8-22 32-bit data bus transfer (two-beat burst with drtry ) .............................. 8-39 8-23 data bus write only transaction..................................................................... 8-44 c-1 direct-store tenures ...........................................................................................c-4 c-2 direct-store operation?acket 0 ......................................................................c-7 c-3 direct-store operation?acket 1 ......................................................................c-8 c-4 i/o reply operation ............................................................................................c-9 c-5 direct-store interface load access example ...................................................c-11 c-6 direct-store interface store access example ...................................................c-12 c-7 instruction cache organization .........................................................................c-14 motorola illustrations xix illustrations figure number title page number c-8 data cache organization ..................................................................................c-15 c-9 direct-store segment translation flow ............................................................c-17 xx mpc603e & EC603E risc microprocessors user s manual motorola illustrations figure number title page number motorola tables xxi tables table number title page number i acronyms and abbreviated terms .................................................................. xxxiv ii terminology conventions .............................................................................. xxxvii iii instruction field conventions........................................................................ xxxviii 1-1 cse[0?] signals................................................................................................. 1-7 1-2 generated srr1 [key] bit .................................................................................. 1-8 1-3 additional/changed hid0 bits.......................................................................... 1-18 2-1 msr[pow] and msr[tgpr] bits ..................................................................... 2-5 2-2 hid0 bit settings................................................................................................. 2-8 2-3 hid1 bit settings................................................................................................. 2-9 2-4 dcmp and icmp bit settings........................................................................... 2-10 2-5 hash1 and hash2 bit settings ...................................................................... 2-10 2-6 rpa bit settings ................................................................................................ 2-11 2-7 instruction address breakpoint register bit settings ....................................... 2-12 2-8 memory operands ............................................................................................. 2-13 2-9 integer arithmetic instructions .......................................................................... 2-22 2-10 integer compare instructions............................................................................. 2-23 2-11 integer logical instructions ............................................................................... 2-23 2-12 integer rotate instructions................................................................................. 2-24 2-13 integer shift instructions.................................................................................... 2-25 2-14 floating-point arithmetic instructions .............................................................. 2-26 2-15 floating-point multiply-add instructions ......................................................... 2-26 2-16 floating-point rounding and conversion instructions...................................... 2-27 2-17 floating-point compare instructions................................................................. 2-27 2-18 floating-point status and control register instructions ................................... 2-28 2-19 floating-point move instructions ...................................................................... 2-28 2-20 integer load instructions ................................................................................... 2-30 2-21 integer store instructions................................................................................... 2-31 2-22 integer load and store with byte-reverse instructions .................................... 2-31 2-23 integer load and store multiple instructions .................................................... 2-32 2-24 integer load and store string instructions ........................................................ 2-33 2-25 floating-point load instructions ....................................................................... 2-34 2-26 floating-point store instructions ....................................................................... 2-35 2-27 branch instructions ............................................................................................ 2-36 2-28 condition register logical instructions ............................................................ 2-37 2-29 trap instructions ................................................................................................ 2-37 2-30 move to/from condition register instructions .................................................. 2-38 xxii mpc603e & EC603E risc microprocessors user s manual motorola tables table number title page number 2-31 memory synchronization instructions?isa ................................................. 2-39 2-32 move from time base instruction..................................................................... 2-40 2-33 memory synchronization instructions?ea .................................................. 2-40 2-34 user-level cache instructions........................................................................... 2-41 2-35 external control instructions............................................................................. 2-42 2-36 system linkage instructions.............................................................................. 2-42 2-37 move to/from machine state register instructions ........................................... 2-43 2-38 move to/from special-purpose register instructions ........................................ 2-43 2-39 implementation-specific spr encodings (mfspr) ............................................. 2-43 2-40 supervisor-level cache management instruction............................................. 2-44 2-41 segment register manipulation instructions..................................................... 2-45 2-42 translation lookaside buffer management instructions .................................. 2-46 3-1 combinations of w, i, and m bits..................................................................... 3-13 3-2 mei state definitions ........................................................................................ 3-16 3-3 cse[0?] signal encoding ................................................................................ 3-18 3-4 memory coherency actions on load operations ............................................. 3-19 3-5 memory coherency actions on store operations ............................................. 3-19 3-6 response to bus transactions ........................................................................... 3-20 3-7 bus operations caused by cache control instructions (wim = 001) .............. 3-26 3-8 mei state transitions ........................................................................................ 3-28 4-1 exception classifications..................................................................................... 4-3 4-2 exception priorities.............................................................................................. 4-7 4-3 srr1 bit settings for machine check exceptions............................................ 4-11 4-4 srr1 bit settings for software table search operations................................. 4-11 4-5 msr bit settings ............................................................................................... 4-12 4-6 ieee floating-point exception mode bits........................................................ 4-14 4-7 msr setting due to exception.......................................................................... 4-17 4-8 settings caused by hard reset .......................................................................... 4-19 4-9 soft reset exception?egister settings........................................................... 4-20 4-10 machine check exception?egister settings.................................................. 4-22 4-11 dsi exception?egister settings..................................................................... 4-24 4-12 external interrupt?egister settings................................................................ 4-26 4-13 alignment interrupt?egister settings ............................................................ 4-27 4-14 access types ..................................................................................................... 4-28 4-15 trace exception?egister settings .................................................................. 4-32 4-16 instruction and data tlb miss exceptions?egister settings........................ 4-34 4-17 instruction address breakpoint exception?egister settings......................... 4-35 4-18 breakpoint action for multiple modes enabled for the same address............ 4-36 4-19 system management interrupt?egister settings............................................ 4-37 5-1 mmu features summary .................................................................................... 5-2 5-2 access protection options for pages ................................................................. 5-10 5-3 translation exception conditions...................................................................... 5-15 5-4 other mmu exception conditions.................................................................... 5-16 motorola tables xxiii tables table number title page number 5-5 instruction summary?mu control .............................................................. 5-18 5-6 mmu registers.................................................................................................. 5-18 5-7 table search operations to update history bits?lb hit case .................... 5-22 5-8 model for guaranteed r and c bit settings ...................................................... 5-24 5-9 implementation-specific resources for table search operations .................... 5-34 5-10 implementation-specific srr1 bits.................................................................. 5-36 5-11 dcmp and icmp bit settings........................................................................... 5-37 5-12 hash1 and hash2 bit settings ...................................................................... 5-38 5-13 rpa bit settings ................................................................................................ 5-38 6-1 branch instructions ............................................................................................ 6-23 6-2 system register instructions.............................................................................. 6-23 6-3 condition register logical instructions ............................................................ 6-24 6-4 integer instructions ............................................................................................ 6-24 6-5 floating-point instructions................................................................................. 6-26 6-6 load and store instructions ............................................................................... 6-28 7-1 transfer encoding for the bus master................................................................. 7-9 7-2 snoop hit response........................................................................................... 7-11 7-3 implementation-specific transfer encoding..................................................... 7-12 7-4 clk_out signal configuration....................................................................... 7-12 7-5 data transfer size............................................................................................. 7-13 7-6 encodings for tc[0?] signals ......................................................................... 7-14 7-7 data bus lane assignments .............................................................................. 7-19 7-8 dp[0?] signal assignments............................................................................. 7-20 7-9 pipeline tracking outputs ................................................................................. 7-29 7-10 pll configuration ............................................................................................. 7-31 8-1 transfer size signal encodings ......................................................................... 8-14 8-2 burst ordering?4-bit bus .............................................................................. 8-14 8-3 burst ordering?2-bit bus .............................................................................. 8-15 8-4 aligned data transfers (64-bit bus)................................................................. 8-15 8-5 misaligned data transfers (four-byte examples) ............................................ 8-17 8-6 aligned data transfers (32-bit bus mode)....................................................... 8-18 8-7 misaligned 32-bit data bus transfer (four-byte examples) ........................... 8-19 8-8 transfer code encoding .................................................................................... 8-20 8-9 cse[0?] signals............................................................................................... 8-31 8-10 ieee interface pin descriptions ........................................................................ 8-43 9-1 programmable power modes............................................................................... 9-3 a-1 complete instruction list sorted by mnemonic................................................. a-1 a-2 complete instruction list sorted by opcode...................................................... a-9 a-3 integer arithmetic instructions ......................................................................... a-17 a-4 integer compare instructions............................................................................ a-18 a-5 integer logical instructions .............................................................................. a-18 a-6 integer rotate instructions................................................................................ a-18 a-7 integer shift instructions................................................................................... a-19 xxiv mpc603e & EC603E risc microprocessors user s manual motorola tables table number title page number a-8 floating-point arithmetic instructions ............................................................. a-19 a-9 floating-point multiply-add instructions ........................................................ a-20 a-10 floating-point rounding and conversion instructions..................................... a-20 a-11 floating-point compare instructions................................................................ a-20 a-12 floating-point status and control register instructions .................................. a-20 a-13 integer load instructions .................................................................................. a-21 a-14 integer store instructions.................................................................................. a-22 a-15 integer load and store with byte-reverse instructions ................................... a-22 a-16 integer load and store multiple instructions ................................................... a-22 a-17 integer load and store string instructions ....................................................... a-23 a-18 memory synchronization instructions.............................................................. a-23 a-19 floating-point load instructions ...................................................................... a-23 a-20 floating-point store instructions ...................................................................... a-24 a-21 floating-point move instructions ..................................................................... a-24 a-22 branch instructions ........................................................................................... a-24 a-23 condition register logical instructions ........................................................... a-24 a-24 system linkage instructions............................................................................. a-25 a-25 trap instructions ............................................................................................... a-25 a-26 processor control instructions.......................................................................... a-25 a-27 cache management instructions....................................................................... a-26 a-28 segment register manipulation instructions.................................................... a-26 a-29 lookaside buffer management instructions..................................................... a-26 a-30 external control instructions............................................................................ a-27 a-31 i-form ............................................................................................................... a- 28 a-32 b-form.............................................................................................................. a-2 8 a-33 sc-form............................................................................................................ a-28 a-34 d-form.............................................................................................................. a-2 8 a-35 ds-form ........................................................................................................... a-30 a-36 x-form.............................................................................................................. a-3 0 a-37 xl-form ........................................................................................................... a-34 a-38 xfx-form......................................................................................................... a-35 a-39 xfl-form ......................................................................................................... a-35 a-40 xs-form ........................................................................................................... a-35 a-41 xo-form........................................................................................................... a-35 a-42 a-form.............................................................................................................. a-3 6 a-43 m-form ............................................................................................................. a-37 a-44 md-form .......................................................................................................... a-37 a-45 mds-form........................................................................................................ a-38 a-46 powerpc instruction set legend ...................................................................... a-39 b-1 32-bit instructions not implemented by the powerpc 603e...............................b-1 b-2 64-bit instructions not implemented ..................................................................b-1 b-3 floating-point instructions not supported by the EC603E microprocessor .......b-3 b-4 64-bit spr encoding not implemented..............................................................b-5 motorola tables xxv tables table number title page number c-1 direct-store bus operations ................................................................................c-4 c-2 address bits for i/o reply operations................................................................c-9 c-3 cse signal encoding.........................................................................................c-12 c-4 powerpc 603 microprocessor pll configuration............................................c-13 c-5 store instruction timing ....................................................................................c-19 c-6 system register instructions..............................................................................c-20 xxvi mpc603e & EC603E risc microprocessors user s manual motorola motorola about this book xxvii about this book the primary objective of this user s manual is to de?e the functionality of the powerpc 603 and powerpc 603e microprocessors for use by software and hardware developers. although the emphasis of this manual is upon the 603e, all of the information within applies to both the 603 and 603e, except for those differences noted in appendix c, ?owerpc 603 processor system design and programming considerations.?those readers who are primarily interested in the 603 should begin with appendix c. in addition, this book describes the EC603E |